Covered is a Verilog code coverage analysis tool that can be useful for determining how well a diagnostic test suite is covering the design under test. This forum is to covered related discussions.

You must be logged in to create new topics.

Oh bother! No topics were found here!