A place to learn and try RTL designing in Verilog. This open competition is covering simple to moderate digital designs. A great starting point for beginners in verilog hardware description language

A place to learn and try RTL designing in Verilog. This open competition is covering simple to moderate digital designs. A great starting point for beginners in verilog hardware description language